ECE 410 VLSI Design, Spring 2008

Course Information

bulletLecture: MWF, 11:30-12:20, 1145 Engineering Bldg
bullet Instructor: Dr. Andrew Mason, mason@egr.msu.edu
bulletOffice Hrs.: Wed:  10-11::30 in EB1217, or send email for an appointment
bullet

410 Lab TA:  Zeyong Shan, shanzeyo@egr.msu.edu
bulletTue 1-4, Thr 1-4, Thr 7-10, Fri 1-4

bullet

Reserved Computer Lab (EB 2200)
bulletTue 1-4, Thr 1-4, Thr 7-10, Fri 1-4

bullet

Lab TA/Instructor Email:  ece410ta@egr.msu.edu alias for instructor and TA

bullet

Course Syllabus <PDF> with exam dates and homework/lab due dates

bulletCourse Topic Outline <PDF> new Feb 7

Announcements

bulletCourse finished; website from last semester taught by Mason

Assignments

Homework
bulletHomework Guideline <PDF>
bulletHomework 1 <PDF> <Solutions>
bulletHomework 2 <PDF> <Solutions>
bulletHomework 3 <PDF> <Solutions>
bulletHomework 4 <PDF> <Solutions>
bulletHomework 5 <PDF>  <Solutions>
bulletHomework 6 <PDF> <Solutions>
bulletHomework 7 <PDF> <Solutions>
bulletHomework 8 <PDF> <Solutions>
bulletHomework 9 <PDF> <Solutions>
Lab Projects
bulletLab Report Guide <PDF>
bulletBrief Report Template <Word> Optional -can make your own
bulletLab 1, Grading Sheet
bulletLab 2, Grading Sheet
bulletLab 3, Grading Sheet
bulletLab 4, Grading Sheet
bulletLab 5, Grading Sheet
bulletLab 6, Grading Sheet, Lab 6 Supplement
bulletLab Groups <PDF>
bulletGroup Directory Setup <PDF>
bulletGroup Lab Reports <PDF>
bulletLab 7, Grading Sheet

Lecture Notes

bulletPower Point Slide: <Introduction> <Ch.2 switch logic> <Ch.3-5 technology> <Ch.6 physics/modeling> <Ch 7 performance analysis> <Ch.11 CMOS digital functions> <Ch.12 arithmetic circuits> <Ch.13 memory> <Advanced Digital> <MEMS Overview>
bulletExtras: LOCOS Slide Show (for viewing, not printing),

Cadence Documents

bulletCadence Tutorials: Tutorial A (schematic entry), Tutorial B (layout), Tutorial C (simulation), Tutorial D (parametric analysis), Tutorial PnR (place-and-route)
bulletCadence Guides: Cadence Setup, Schematic Entry, Writing Stimulus FilesPassing LVS,
Automating PWL Stim Files, Power Measurement
bulletLab Guides/Help: UNIX Tips, Capturing Images, Troubleshooting Guide, Primitive Cell Layout, Multi-Cell Layout
bulletDesign Project:

Exam Resources

bulletExample Exam: This is to show exam format only; do not try to study from the exam.
bulletExam 1 Review
bulletExam 2 Review

Design Project

bulletDesign Project lecture notes
bulletDesign Project: Description (technical design information), Guide (project/report logistics)
bulletProposal Grading Sheet; Lab 8-10 Grading Sheet

Links

bulletBasic UNIX Commands: DECS UNIX Help Website
bulletScalable CMOS (SCMOS) layout design rules from the MOSIS fabrication service.  We will use SCMOS rules with alternative contact rules.
bulletManuals for relevant Cadence tools
bullet Schematic Editor Manual
bullet Layout Editor Manual
bullet Analog Artist Manual
bullet Spice Reference Manual
bullet Analog Waveform Manual
bulletVLSI lab/tutorial at Worchester Polytechnic Institute
bulletNC State Cadence Tutorials
bulletAnimated semiconductor tutorial Applets