Lecture: MWF, 11:30-12:20, 1145 Engineering Bldg | |||
Instructor:
Dr. Andrew Mason, mason@egr.msu.edu
| |||
410 Lab TA: Zeyong Shan, shanzeyo@egr.msu.edu
| |||
Reserved Computer Lab (EB 2200)
| |||
Lab TA/Instructor Email: ece410ta@egr.msu.edu alias for instructor and TA | |||
Course Syllabus <PDF> with exam dates and homework/lab due dates | |||
Course Topic Outline <PDF> new Feb 7 |
Course finished; website from last semester taught by Mason |
Homework
|
Lab
Projects
|
Power Point Slide: <Introduction> <Ch.2 switch logic> <Ch.3-5 technology> <Ch.6 physics/modeling> <Ch 7 performance analysis> <Ch.11 CMOS digital functions> <Ch.12 arithmetic circuits> <Ch.13 memory> <Advanced Digital> <MEMS Overview> | |
Extras: LOCOS Slide Show (for viewing, not printing), |
Cadence Tutorials: Tutorial A (schematic entry), Tutorial B (layout), Tutorial C (simulation), Tutorial D (parametric analysis), Tutorial PnR (place-and-route) | |
Cadence Guides: Cadence Setup,
Schematic Entry,
Writing Stimulus Files,
Passing LVS, Automating PWL Stim Files, Power Measurement | |
Lab Guides/Help: UNIX Tips, Capturing Images, Troubleshooting Guide, Primitive Cell Layout, Multi-Cell Layout | |
Design Project: |
Example Exam: This is to show exam format only; do not try to study from the exam. | |
Exam 1 Review | |
Exam 2 Review |
Design Project lecture notes | |
Design Project: Description (technical design information), Guide (project/report logistics) | |
Proposal Grading Sheet; Lab 8-10 Grading Sheet |
Basic UNIX Commands: DECS UNIX Help Website | |||||||||||
Scalable CMOS (SCMOS) layout design rules from the MOSIS fabrication service. We will use SCMOS rules with alternative contact rules. | |||||||||||
Manuals for relevant Cadence tools
| |||||||||||
VLSI lab/tutorial at Worchester Polytechnic Institute | |||||||||||
NC State Cadence Tutorials | |||||||||||
Animated semiconductor tutorial Applets |