DesignforTestabilityinDigital Integratedcircuits

BobStrunz, Colin Flanagan, Tim Hall

University of Limerick, Ireland

This course was developed with part funding from the EU under the COMETT program. The authors wish to express their thanks to COMETT.

Documentrescuedfromthedepthsofinternet.

- IntroductionandObjectives
- <u>TestabilityInDigitalSystems</u>
 - o Faults
 - TestVectorGeneration
 - CombinationalLogicTest
- FaultModels
 - o Stuck-AtFaults
 - o <u>Example</u>
 - FaultModelsForBasicGates
 - ANDGate
 - ORGate
 - Inverter
 - SpecialCircuits
- TheSensitizedPathMethod
 - o Problemswiththe SensitizedPathMethod
 - MakingChoices
 - o ReconvergentFan -outPaths
- RedundancyandUndetectability
 - o Example
- TheD -algorithm
 - o <u>D-Notation</u>
 - SingularCover
 - o PrimitiveD -CubesofFailure(P.D.C.F.s)
 - Example
 - Example
 - o PropagationD -Cubes
 - o D-Intersection
 - Example
 - Examples
- TheFullD -Algorithm

- o Example
- o <u>D-Drive</u>
- o ConsistencyOperation
- o D-Drive
- o ConsistencyOperation
- OtherTestGenerationMethods
 - o <u>L.A.S.A.R.</u>
 - o P.O.D.E.M.
 - BooleanDifferences
- DesignforTestability
- Ad-HocTechniques
- StructuredTechniques
- ScanPaths
 - o <u>ScanPathImplementation</u>
 - StanfordScanPathDesign
 - <u>LatchBasedDesigns</u>
- SelfTest
 - o <u>SignatureAnalysis</u>
 - GeneratingSelfTestPatterns
 - o <u>BILBO</u>
 - TestProcedurewithBILBO's

Introduction and Objectives

This course provides an introductory texton testability of Digital ASIC devices. The aim of the course is to introduce the student to various techniques which are designed to reduce the amount of input test patterns required to ensure that an acceptable level of fault coverage has been obtained.

TestabilityInDigitalS ystems

Beingabletodesignaworkablesystemsolutionforagivenproblemisonlyhalfthe battleunfortunately. Wemustalsobeabletotestthesystemtoadegreewhichensures thatwecanhaveahighconfidencelevelthatitisfullyfunctional. This is segnerallynota straightforwardtask, inverysmallscaledigitalsystems, wecantestexhaustively, that is tosay, wecanexercisethesystemoveritsfullrangeofoperating conditions. In a larger scalesystem, it is no longer possible to dothis and therefore we must look at other strategies to ensure that the system will be properly tested.

Whentestingadigitallogicdevice, weapplyastimulus to the inputs of the device and check its response to establish that it is performing correctly. Their putstimulus is referred to as a test pattern.

Ingeneral, we observe the response of the device at its normal output pins, however, it may be that the device is specially configured during the test, to permit us to observe some internal nodes which gener ally would not be accessible to the user.

Theresponse of the device is evaluated by comparing it to an expected response which may be generated by measuring the response of a known good device, or by simulation on the computer.

If the device undertest (DUT) passes the test, we cannot say categorically that it is a ``good'' device.

Theonlyconclusionthatwecandrawfromthedevicepassingatest, is that the device does not contain any of the faults for which it was tested. It is important to graspt his point, a device may contain a huge number of potential faults, some of which may even mask each other under specified operating conditions. The designer can only be sure that the device is 100% good if it has been 100% tested, this is rarely possible in real life systems.

Faults

Whattypeoffaultsarewetryingtodetect? Wearestarting with the assumption that logically, the system performs its desired function, and that any faults occur in gwill be due to electrical problems associated with one or more reof its component parts.

Twokeyconceptsareofinteresthere, these are:

- Controllability
- Observability

Duringthedesignofasystem,thedesignermustensurethatthetestengineershavethe meanstosetorresetkeynodesinthesystem,thatis, to *control*them. Equally as importantistherequirementthattheresponsetothis control will be *observable*, thatis, that we will be able to see clearly the effects of the test patterns applied.

- 1. Controllability -Beingabletosetupknowninternalst ates.
- 2. CombinatorialTestability -Beingabletogenerateallstatestofullyexerciseall combinationsofcircuitstates.
- 3. Observability -Beingabletoobservetheeffectsofastatechangeasitoccurs (preferablyatthesystemprimaryoutputs).

TestV ectorGeneration

InVLSIcircuits, we have a high ratio of logic gates to pins on the device, there is generally noway of accessing most of the logic, so we cannot directly probe the internals of the device. Because of this problem, we need a way of gener a ting tests which, when applied to the inputs of a circuit, give a set of signals which indicate whether or not the device is good or faulty. The set of stimulus input and expected output pattern is called a ``Test Vector''. The test vectors distinguish be tween the good machine and the fault ed machine. Figure 1 shows a digital device, as we can see, there is only access to the primary inputs and outputs, and therefore the device must be tested using only the se ports.

CombinationalLogicTest

Ifthecombinationallogicblockcontainsnoredundantlogic, thenthedevicemaybetestedbyapplyingallpossible2^Npossibleinpu tpatterns,Where Nisthenumberofinputs.Thisistermed``ExhaustiveTesting'',andissatisfactoryfor smallcircuitsbutrapidlybecomesunweildyasthenumberofinputsgrows.Assuminga testercapableofapplyingatestpatternevery100ns.Thenwe cancalculatethetesttime asshownintable1.

Inputs	N	um. Tests	Test Time
20	2^{20}	10^{6}	0.1 Sec
40	2^{40}	10^{12}	$30.5 \; \mathrm{Hours}$
60	2^{60}	11.8×10^{19}	$\mid 58500 \; \mathrm{Years} \mid$

Table 1: Exhaustive Testing Times

Lookingattable 1, it is apparant that the exhaustive test strate gygets completely out of hand quite quickly, and therefore it is only of use where there are avery small number of inputs. This is also avery in efficient test strategy, most of the test patterns are actually redundant. We need a method of determining who is the stratterns are significant, in order to obtain a minimum set of patterns.

Variousmethodsarelisted:

- 1. SensitisedPathMethod.
- 2. D-Algorithm.
- 3. CriticalPath(L.A.S.A.R)
- 4. P.O.D.E.M
- 5. BooleanDifferences

Currently, the *D-Algorithm* and its descendents, *P.O.D.E.M* and *L.A.S.A.R* are the most widely used methods.

FaultModels

A Fault Model is a description, at the digital logic level, of the effects of some fault or combination of faults in the underlying circuitry. The use of fault models has some advantages and also some disadvantages.

- Advantages
 - o Technologyindependant.
 - o Worksquitewellinpractice.
- Disadvantages
 - Mayfailtoidentifycertainprocessspecificfaults,forinstanceCMOS floatinggates.
 - o Detectsstaticfaultsonly.

Stuck –atfaults:

Example


SingleFault.

 $\label{lem:consideranN-linear} Consideran N-Input AND gate. For the STUCK-AT fault model, there are 3^(N+1)-1 different cases of single and multiple faults, with the single fault assumption, there are only 2(N+1) stuck at faults. \\$

ANDGate

Fault	Test at Inputs
Output SA0	11111
In1 SA1	01111
In2 SA1	$1011 \dots 1$
:	:
InN SA1	11110

Table 2: N-Input AND Fault Model



FortheANDgate, any inputSA0 has the same effect as the outputSA0.

OutputSA0issaidto *COVER*alloftheinputS A0faults.Similarly,anyinputSA1 *COVERS*thefaultoutputSA1.

Thismeansthat:

- 1. NoInputSA0faultsneedbeincludedinthefaultmodel.
- 2. TheOutputSA1faultneednotbecoveredeither.

So,theANDgatefaultmodelhasN+1faults,thesearelistedi ntable2

 $Therefore, with N+1 faults, N+1 test vectors can completely test an Ninput AND gate. The N+1 faults COVER all the 2(N+1) single SA faults. It can be shown that they cover all 3^(N+1) -1 multiple SA faults as well. \\$

ORGate

WithanORgate, the OutputSA1coversallInputSA1faults. AnyInputcoversOutput SA0. This is shown in table 3.

Fault	Test at Inputs
Output SA1	00000
In1 SA0	10000
In 2 SA 0	01000
: :	: :
InN SA0	00001

Table 3: N-Input OR Fault Model

Inverter

For an inverter, the Output SA1 covers Input SA0 and the Input SA0 covers Output SA1. This is shown in table 4


Fault	Test at Inputs
Output SA1	1
Output SA0	0

Table 4: Inverter Fault Model

SpecialCircuits

Somespecialcircuitscaneasilyhavetestvectorsetsgeneratedforthemwhichmodel bothsingleandmultiplefaults. Mostsuchcircuitsaregenerallytrivial, however, the 2 input AND -ORcircuitisonewhichisofconsiderable practical value, it is ver y common in PLA structures.

Suchacircuitisshowninfigure4.



The circuit of figure 4 realises the Boolean function:

$$Z = \overline{X_1} \, \overline{X_3} + \overline{X_3} X_4 + X_1 X_2 X_4 + X_2 X_3 \overline{X_4}$$

Everyproducttermina2levelAND -ORcircuitisaprimeimplicantofthefunction realisedbythecircuit. Thesepr imeimplicantsmaybeexpressedusing the CUBE notation, which is simply an alternative way of expressing logic functions (the cubes represent the vertices of a hypercube in a Boolean state space).

The Cube associated with
$$\overline{X_1} \overline{X_3}$$
 is $(0x0x)$ The Cube associated with $\overline{X_3} X_4$ is $(xx01)$ The Cube associated with $X_1 X_2 X_4$ is $(11x1)$ The Cube associated with $X_2 X_3 \overline{X_4}$ is $(x110)$

Sothefunctionmayalsoberealisedas:

$$Z = \{(0x0x),(xx01),(11x1),(x110)\}$$

Considernow, these toffaults $\{(1/1),(2/1),(11/0)\}$

This completely covers all other faults in Ga teG1. If (11/0) occurs, the cube $\{(0x0x)\}$ disappears completely from Zleaving $Z' = \{(x0x1), (1x11), (x110)\}$

AtestvectorforthisfaultisanyinputpatternwhichcausesthetwofunctionsZandZ'to differ.Sincethe0 -cubes(minterms)ofZ'mustbeas ubsetofthoseinZ,atestvectorfor 11/0wilbeany0 -cubeinZandnotinZ'.

T(11/0)={Z} -{Z'}
 ={(0000),(0001),(0010),(0011)} -{(x0x1),(1x11),(x110)}
 ={(0000),(0010)}

In general, for any AND - gate's output SA0, the test set may be found by taking the difference between the dropped minterms and the other minterms. This is most easily done by expanding the dropped prime implicant stom in terms and comparing them with the other prome implicants.

TestingANDgateoutputSA0alsotestsfortheappr opriateORgateoutputSA0andany inverteroutputSA0aswell.

ThetestsetsfortheotherANDgateoutputsSA0are:

- $T(12/0)=\{(1001)\}$
- $T(13/0)=\{(1111)\}$
- $T(14/0)=\{(0110),(1110)\}$

TestingforANDgateinputsSA1

Consider1/1.ThismodifiesZto

$$Z''=\{(x0xx),(x0x1),(x110)\}$$

As before, the set of test vectors for this fault will be all those minterms in Z and not in Z" and vice versa, i.e., the set difference.

- $T(1/1)=\{Z\} -\{Z''\}$
- ={(00xx),(x0x1),(1x11),(x110)} -{(x0xx),(x0x1),(1x11),(x110)}
- = $\{(10xx)\}$ - $\{(x0x1),(1x11),(x110)\}$

Expand $\{(1x0x)\}$ tomintermsandtakethesetdifference

```
=\{(1000),(1010)\}
```

Similarly, the test sets for some of the other AND gate inputs SA1 are

- $T(2/1)=\{(0110),(0101),(0111)\}$
- $T(3/1) = \{(0101), (0111), (1101)\}$

Noticethat the vectors (0101) and (0111) serve a stests for both 2/1 and 3/1.

TestinganANDgateinputSA1alsotestsfortheORgateoutputSA1,andanyinverter outputSA1whichliesinthepathtotheANDgateinput.TestingtheANDgateoutput SA1andeachinp utSA0coverstheANDgate.However,italsocoversboththeORgate andtheinverters.Thus,bytestingonlytheANDgateweperformacompletetestforall thefaultsinthecircuit.

TheSensitizedPathMethod

Thisisaheuristicapproachtogenerating testsforgeneralcombinationallogicnetworks. The circuitis assumed to have only a single fault init.

Thesensitized pathmethod consists of two parts

- 1. ThecreationofaSENSITIZEDPATHfromthefaulttotheprimaryoutput.
- 2. The JUSTIFICATION (or CON SISTENCY) operation, where the assignments made to gate inputs on the sensitized path are traced back to the primary inputs.




Figure 5 is an example network with an assumed fault 7/0. These nsitized path method will be used to generate a test for this fault.

PART1. Create the sensitized path. This is done by forcing the complement of the fault online 7 and propagating this value to the output.

$_{ m step}$	1 2 3	4 5 6 7	8 9 10 11	12 13 14 15
1	1 1	1		
2			0	1
3				1 0

Step1 -Createconditionsforfaulttobedetectedonline7,thiscanbeachievedby applyingthetestvectorforanANDgateoutputSA0 -net1=1andnet2=1.Thevalue shownonnet7inthetableisthatwhichitwouldcarryintheabsenceofafault.

0 =

Step3 -WenowneedtopropagatethroughG7,thiscanbeachievedbysettingnet14= 1.

Ingeneralthefaultsignalispropagatedthrougheachgatebypickingacombination of theotherinputswhichcausetheoutputtobesolelydependentonthe faultyinput.

Thesensitizationstageisnowcompletebecausethefaulthasbeenpropagatedtoa primaryinput

PART2 .Justifytheassignmentofvaluestotheoutputsofinternalgatesmadeinpart1 byworkingbackwardstowardstheprimaryinputs.

Interior nets 10 and 14 have had values as signed to them, corresponding to the outputs of gates G6 and G2.

Firstwenoticethatnet10havingavalueappliedtoitimpliesthevaluesofnets8,11and 12,sotheseareupdatedinstep4.

step	1 2 3	4 5 6 7	8 9 10	11 12	13	14	15
	1 1	1	0		1	1	0
4			0	0 1			

Step 5 - Nowwetry to justify the assignment of a logic 1 to net 14 (output of G6). Notice that net 12 = 1 will force net 14 = 1, so this scondition is automatically justified. Therefore, assign an X (dont care) to net 9.

ste	p	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		1	1					1	0		0	0	1	1	1	0
5										X						

Injustifyingnets8and9we havecreatedtwonewgatestojustify,i.e.,G2andG3.

Step6 -G3iseasytojustify, sinceitis Xnets5 and 6 can also be X.

step	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	1	1					1	0	Χ	0	0	1	1	1	0
6					X	X									

Step7 -G2maybejustifiedbyeithernet3=0andnet4=Xornet3=Xandnet4=0, sofinallywehave.


The test generation is now finished because all the primary inputs have been assigned values. $T(7/0) = \{(110XXX), (11X0XX)\}.$

Problems with the Sensitized Path Method

- 1. MakingChoices
- 2. ReconvergentFan -outPaths.

MakingChoices

Thesensitized path method attempts to drive a test to a single output. When the propagation routine reaches a netwith fan outitar bitrarily selects one path. Sometimes this blind choice of a pathignore seasy solutions.



TheNANDgateG4offigure5iseasytocontrol,itsinputfromG2canbesetto1by settingPIX5to0.ThismakesaneasypathtopropagatefaultsonG1andothertoi toaprimaryoutput.

tsleft

Ontheotherhand,gateG3willbemoredifficulttocontrolbecauseitsinput(net1) comesfromotherlogicnotdirectlyconnectedtoaprimaryinput.Moreover,anytest propagatingthroughG3mustalsopropagatethroughoth erlogic.

The path through G4 is the obvious choice, but the sensitized path heuristic has now ay of recognizing this and is just as likely to choose a path through G3.

Bypreprocessingusing the SCOAP algorithm, a hierarchy of suitable choice scan be established.

ReconvergentFan -outPaths


The sensitive path method is NOT guaranteed to find a test for a fault, even where such a test does exist. The principle cause of this problem is the presence of reconvergent fan outpath sina circuit.

Consider the circuit of figure 6 with fault 6/0. The paths ensitization procedure is:

Step1 -Createconditionstodetectfaultonnet6.

Step2 -TrypropagatingthroughgateG5byassigning0tonet1.

Step3 -Nets1and3areboth0fromsteps1and2,=>net5



=1.

step	1	2	3	4	5	6	7	8	9
1			X	0		D			
2		0				D		$\overline{\mathbf{D}}$	
		0	X	0		D		$\overline{\mathrm{D}}$	
3							1	$\overline{\mathbf{D}}$	D
		0	X	0		D	1	$\overline{\mathrm{D}}$	D

step	1	2	3	4	5	6	7	8	9
		0	\mathbf{X}	0		D	1	$\overline{\mathrm{D}}$	D
4			0		\mathbf{X}		1		
		0	0	0	X	D	1	$\overline{\mathrm{D}}$	D
5	0	0			1		1		
	0	0	0	0	1	D	1	$\overline{\mathrm{D}}$	D

Step4 -Nets5=1fromstep4,=>net8=0.

Step 5 - Now propagate net 9 to the output by setting nets 8, 10, 11 = 0

Thepathsensitizationisnowcompleteasthefaulthasbeenpropagatedtoaprimary output. Assignmentst ointernalgateoutputsmustnowbejustified.

G6=0andG7=0needtobejustified.StartwithG6=0.

step	1	2	3	4	5	6	7	8	9	10	11	12
	0	0	0		1	1		0	0	0	0	1
6				1		1						
	0	0	0	1	1	1		0	0	0	0	1
7		0		1			0					
	0	0	0	1	1	1	0	0	0	0	0	1

Step6 -Net6isSA0,sonet4=1willjustifynet10=0.

Step7 -ThisimpliesG3=0,fromnet2=0andnownet4=1.

However, this assignment is INCONSISTENT because net 3=0 and net 7=0 but also net 11=0 according to the table. This is not correct, as the values specified onnets 3 and 7 should result in net 11 adopting a 1. The justification procedure has failed.

Onexaminationwecanseethattheproblemarosebecauseweassigneda1tonet4. However,thisisaninevitableassignmentgiventhep athwearetryingtosensitize.

We could backtrack and try to sensitize a path through G6, but the same problem would arise. It appears that there is not est for 6/0. However, such a test does exist, it is $T(6/0) = \{(0000)\}$.

Whydoesthesensitizedpath methodfailtofindthistest?


If we examine (0000) we see that this vectors ensitizes a path through both G5 and G6 simultaneously. The problem with these nsitized path method is that it only ever at tempts to sensitize a SINGLE path. For reconvergent farmout networks this will usually cause problems during the justification stage.

The problemarises because, having completed the sensitization, we must, during justification, traceback along the alternative path (s) to the position with the fault. This will require us to justify a gate one of whose inputs is faulty, which severely restrict sour choice of inputs. Usually this leads to the type of difficulties encountered in this example.

RedundancyandUndetectability

If notest vector exists for a fault is under the that fault is under the table of aults are usually caused by redundant logic inacircuit, usually gates inserted to remove hazard conditions.

Figure7isanexampleofacircuitcontainingredundantlogicwhichhasanundetectable fault.



Fault 3/1 is undetectable because in order to propagate it to net 6 we require X1=1 and X2=1 but X1AND X2=0.

Areundetectablefaultsaproblem?Yes,becausetheycanMASKotherfaults.

Example

FaultMasking.

(110)isatestfor1/0.However,if3/1issimultaneouslypresentinthecircuit,thistest willfail.

Undetectable faults arise from REDUNDANT logic. Consider the equation of the circuit shown above,

Y=X1ANDX2.Satisfyyourselfthatthisisso.

TheD -algorithm

The D-algorithmisamodification of these nsitized pathmethod. Unlike the latteritis guaranteed to find a test vector for a faultifone exists.

The D-algorithm has been specified very formally, and is suitable for computer implementation. It is the most widely used test vector generator.

The primary difference between the D -algorithm and the sensitized pathapproach is that the D -algorithm always attempts to sensitize every possible path to the primary outputs.

- D-Notation
- SingularCover
- PrimitiveD -CubesofFailure(P.D.C.F.s)
 - o Example
 - o Example
- PropagationD -Cubes
- D-Intersection
 - o Example
 - o <u>Examples</u>

D-Notation

This is a compact way of specifying how faults propagate through a circuit. Disacomposite signal, it implies that in the good machine a 1 is to be found at the node holding D, where as in the fault edmachine a 0 is to be found at that node. Not (D) is an alogously defined.

	F'a	ulted	Machine
		0	1
Good	0	0	$\overline{\overline{\mathrm{D}}}$
Machine	1	D	1

^{``}D"standsfor``discrepancysignal".

SingularCover

The Singular Cover of a logic gate is a compact representation of its truth table. i.e., 2 input AND gate.

Tru	th t	able	\$ Singu	dar (Cover
a	Ъ	F	a	Ъ	\mathbf{F}
0	0	0	0	X	0
0	1	0	\mathbf{X}	0	0
1	0	0	1	1	1
1	1	1			

Each row of the singular cover is called a CUBE. The set of cubes which contain 0 as the output value is called the P0 set. The set of cubes containing 1 as the output value is called the P1 set. For the AND gate:

$$p_0 = \{(0X0), (X00)\}\$$

 $p_1 = \{(111)\}\$

 $Another way of thinking of the singular cover of a function F \\ -it is the union of the prime \\ implicants of F and those of Not(F).$

PrimitiveD - Cubesof Failure (P .D.C.F.s)

 $A Primitive D \ - Cube of Failure for a fault in a circuit is a set of inputs to the circuit which bring the fault to the circuit output..$

TogeneratetheP.D.C.F.forafault

- Generatesingularcoversforthecircuitinbothitsfaultedandfault -freestates.
- Intersect the P0 cubes of the fault free cover with the F1 cubes of the fault ed cover and intersect the P1 cubes with the F0 cubes.

F1andF0playanalogousrolesinthefaultedcovertoP1andP0inthefault -freecover.

Intersectionisdef inedbyintersectingeachelementofthecubesaccordingtothe followingtable.

Faulted Machine 0 1 \mathbf{X} $\overline{\mathbf{D}}$ Good 0 00 Machine 1 1 1 D \mathbf{X} \mathbf{X} 0 1

Note -DandNot(D)areonlyallow edon *OUTPUTpinsforP.D.C.F.* intersection.

Example

Formthe P.D.C.F. sfora 2 -input AND gate wherein put 1 is SA0.

Wealreadyhavethesingularcoverforthefault -freeANDgate,itis

$$p_0 = \{(0X0), (X00)\}\$$

 $p_1 = \{(111)\}\$

ForthefaultedANDgate1/0thecoveris

$$\begin{array}{c|cccc}
1 & 2 & 3 \\
\hline
X & X & 0
\end{array}$$

i.e., F1 is the empty set and F0 contains all input combinations

$$p_0 \cap f_1 = \{(0X0), (X00)\} \cap \{\}$$

= $\{\}$
 $p_1 \cap f_0 = \{(111)\} \cap \{(XX0)\}$
= $\{(11D)\}$

Now, performing the intersections

$$p_0 \cap f_1 = \{(0X0), (X00)\} \cap \{(1X1)\}$$

$$= \{(10\overline{D})\}$$

$$p_1 \cap f_0 = \{(111)\} \cap \{(0X0)\}$$

$$= \{\}$$

SotheonlyP.D.C.F.for1/0is{(11D)}.

Example

FormtheP.D.C.F.sfora2 -inputANDgatewhereinput2isSA1.

ForthefaultedANDgate2/1 thecoveris:

Intersecting

$$p_0 \cap f_1 = \{(0X0), (X00)\} \cap \{(1X1)\}$$

= $\{(10\overline{D})\}$
 $p_1 \cap f_0 = \{(111)\} \cap \{(0X0)\}$
= $\{\}$

TheonlyP.D.C.F.for2/1is $\{(10Not(D))\}$

PropagationD - Cubes

The propagation D - Cubes of a gate are those which cause the output of a gate to depend solely on one or more of its inputs (usually one). This a llows a fault on this input to be propagated through the gate.

ThepropagationD -cubesfora2 -inputANDgateare

a	Ъ	у
1	D	D
D	1	D
D	D	D
1	$\overline{\mathbf{D}}$	$\overline{\mathbf{D}}$
1	1	$\overline{\mathrm{D}}$
$\overline{\mathbf{D}}$	$\overline{\mathrm{D}}$	$\overline{\mathrm{D}}$

To generate the propagation D-cubes, intersect region P0 of a gate 's cover with region P1 according to the following table

	p_1							
		0	1	X				
	0	0	D	0				
p_0	1	$\overline{\mathbf{D}}$	1	1				
	\mathbf{X}	0	1	\mathbf{X}				


 $In general it is possible to have up to 2^(2N -1) propagation D-cubes for an N-input gate, so normally only those cubes with a single Dinthein puts are easily formed by complementing all the inacube, and cube swith more than one Dinthein puts can be formed by intersecting the covers. \\$

D-Intersection

The D-Intersection is the method used to build sensitized paths. It is a set of rules which show how D signals at the outputs of gates intersect with the propaga tion D-cubes of other gates, allowing a sensitized path to be constructed.

Example

Generateatestfor2/0inthecircuitoffigure8



 $2/0 has P.D.C.F. \{(01Not(D))\}. To transmitthe Not(D) on net4 through G2 we must try to match (i.e., intersect) the specification with one of the propagation D - cubes for G2. Such a match is possible if the propagation D - cube (0DNot(D)) is used.$

The full set of rules for the D-intersection is as follows. Let $A=(a_1,a_2,\cdots,a_n),\ B=(b_1,b_2,\cdots,b_n)$ be D-cubes where $a_i,b_i\in\{0,1,\mathrm{X},\mathrm{D},\overline{\mathrm{D}}\},\ 1\leq i\leq n.$ The D-intersection, denoted by $A\cap B$ is as follows

- 1. $X \cap a_i = a_i$
- 2. If $a_i \neq X$ and $b_i \neq X$ then

$$a_i \cap b_i = \left\{ egin{array}{ll} a_i & ext{if } a_i = b_i \\ \phi & ext{otherwise} \end{array}
ight.$$

3. $A \cap B = \Phi$, i.e., the null intersection or empty cube, if for any i, $a_i \cap b_i = \phi$

Examples

$$\begin{array}{ccccccccc} (1X1D0) & \bigcap & (X\overline{D}1D0) & = & (X\overline{D}1D0) \\ (01\overline{D}X1) & \bigcap & (00XD1) & = & (0\phi DD1) & = & \Phi \end{array}$$


ForpurposesofintersectionblankentriesinatablecorrespondtoX's.

TheFull D -Algorithm

- 1. Choosea P.D.C.F. for the fault under consideration.
- 2. Sensitizeallpossiblepathsfromthefaultygatetoaprimaryoutputofthecircuit. Wedothisbysuccessivelyintersectingthe P.D.C.F. of the fault with the propagation D-cubes of successor gates. The processis called the `D -Drive'.
- 3. JustifythenetassignmentsmadeduringtheD -drivebyintersectingthesingular coversofgatesinthejustificationpathwiththeexpandingD -cube.Thisiscalled the `ConsistencyOperation".

Example

UsetheD -algorithmtogenerateatestfor6/0inthenetworkshowninfigure9.



D-Drive

Step1 -SelectP.D.C.F. for6/0.

Step2 -IntersectwithpropagationD -cubeforNORgateG4.

Step3 -IntersectwithpropagationD -cubeforNANDgateG5.

Atthisstageaprimaryoutputhasbeenreached, so the D -drive is complete

step	1	2	3	4	5	6	7	8	9
1			X	0		D			
2		0				D		$\overline{\mathbf{D}}$	
		0	X	0		D		$\overline{\mathrm{D}}$	
3							1	$\overline{\mathbf{D}}$	D
		0	X	0		D	1	$\overline{\mathrm{D}}$	D
step	1	2	3	4	5	6	7	8	9
step	1		3 X		5			8 D	
step 4	1				5 X				
	1		X	0	Х		1 1	D	D
	0	0	X 0	0	Х	D	1 1	D	D

ConsistencyOperation


Step 4 - Justify the assignment G3 = 1. By examining the cover for a NAND gate we see that (0X1) will serve.

Step5 -Justifytheassignmen tG1=X.Anycombinationofinputswillserve, sowe choose (001) arbitrarily.

Allprimaryinputshavebeenassignedvalues, so the consistency operation is complete and we have a test for 6/0.

Thisisaneasyexamplebecausenoinconsistencieswereenc ountered. Whentheyare, it isnecessary to backtrack to the last point at which an arbitrary decision was made and make another choice at that point. This can lead to a lot of BACKTRACKING and can make the algorithm very slowif a lot of alternative paths must be examined.

Figure 10 is an example circuit wherein consistencies force backtracking.



D-Drive

Step1 -Select P.D.C.F.for5/1.

Step2 -Carryoutimplicationsofthischoice,net4becomes1.

Step3 -PropagatethroughG4byusingoneofthepropagationD -cubesoftheNAND gate. -cubesoftheNAND

Step4 -PropagatethroughG5byusingapropagationD -cubeoftheNORgate.

\mathbf{step}	1 2	2 3	4	5	6	7	8	9
1	1)	ζ		$\overline{\mathbf{D}}$				
2	1 3	ζ	1					
	1)	ζ	1	$\overline{\mathbf{D}}$				
3			1	$\overline{\mathbf{D}}$		D		
	1 2	ζ	1	$\overline{\mathrm{D}}$		D		
4				$\overline{\mathbf{D}}$	0		$\overline{\mathbf{D}}$	
	1 3	ζ	1	$\overline{\mathrm{D}}$	0	D	$\overline{\mathrm{D}}$	
5						ϕ	ϕ	ϕ
	1)	ζ.	1	$\overline{\mathbf{D}}$	0	ϕ	ϕ	ϕ

Step 5 - We now have Donnet 7 and Not(D) onnet 8. No propagation D - cube exists for this combination of inputs on an A - ND gate (G6), so Nulls are entered in stead.

This causes the intersection to fail, so the D -drive has failed. We need to backup and choose another value for either net 7 or net 8. This is a justification step for G6.

Step6 - We arbitrarily choose to mod if ynet 8 and select to set it to 0. This action invalidates any inputs driving 65 which may have been chosen during the D this instance the value onnet 6 becomes invalidant is dropped.

Step6alsofailsbecauseofthelackofapropagationD -cube.Againwemustbackupand tryanotherchoiceofinput.

Step 7 - This time we try net 8 = 1. A propagation D - cube does exist for this combination of inputs on G6, so the intersection is successful. This completes the D - drive.

ConsistencyOperation

If a gate has a logic value as signed to its output but is missing values at its input sit must be justified. Gates G5 and G3 need justification.

 $Step 8 \ \ \text{-Justify} G5. This gate has a fault on one input, which can be matched using an } \qquad \qquad X.$

Step9 -JustifyG3. This completes the consistency operation.

OtherTestGenerationMethods

Inthissection, wewillbrieflyexaminesomeothertestgenerationmethods.

L.A.S.A.R.

L.A.S.A.R. -LogicAutomatedStimulusAndResponse.OtherwiseknownastheCritical Pathmethod.Unusualinthatallcircuitstobeanalyzedusingthistechniquemustfirstbe convertedtoNANDequivalentform.VerysimilartothejustificationpartoftheD - algorithm.Itworksbackfromassumedvaluesonprimaryoutputstowardstheinputs. UsedintheHILOsimulator.

P.O.D.E.M.

Path-Oriented DEcision Making. This algorithm was designed to detection/correction circuits. These circuits typically contain large numbers of XOR gates which slow down the Dalgorithm. Has been found to work as well as or better than the Dalgorithm formost general circuits. Works from primary inputs towards fault site and primary outputs.

Boolean Differences

This approach was popular among strese archers in the 1960's, but has not survived.

DesignforTestability

Therearevarioustechniquesincommonusagewhichhelpthedesign erofdigitalsystems toensurethathissystemwillbetestable.Inthefollowingsections,weshallconsider someofthese.

Ad-HocTechniques

Inthissectionweshalllistasetofwhatmightbetermeddesignfortestabilityrules. These are not architectured esign techniques per -se, but rather a set of guidelines.

- 1. Aglobalresetsignalisimportant, this brings all of the internal memory elements to aknown state.
- 2. Longcounterchainsshouldbebroken.A10bitcounterneeds1024cyclestotest itfull y,ifdividedinto25bitcounters,only32cyclesarerequired.(Plusafew (approx18)cyclesfortestingthedecodelogic.Thisapproachmaybedifficult withfastsynchronouscounterswithlookaheadcarry.
- 3. Bringdifficulttotestinternalnodes, out todevicepins. This may also be difficult, as pads are usually at a premium.
- 4. Onboardclockgeneratorsshouldbereplacablebyanexternaltestclocksignal, this will allow external control of the clockduring test.
- 5. Never, Everuse as ynchronous design, this can lead to RACE conditions, and lots of othernasty problems. Only everuse the CLEAR input on a flip flop for the global resetsignal.

StructuredTechniques




Figure 11 illustrates a canonical model of a sequential circuit. What the structured design for testability techniques do, is to break the feedback path. This allows access to the memory elements from external pins.

ScanPaths

SinceIOPinsaregenerallyexpensiveintermsofSiliconarea,andareinshortsupply, thememoryelements(flipflopsorlatches)areusuallyconnectedinashiftregisterchain fortestpurposes. This is called a SCANPATH design.




Figure 12 illustrates the canonical system of figure 11 with a Scan Pathadded to it. During test, a binary sequencei sshifted into the Scan_Ininput. Test scan be generated for the combinational logic block, by treating the memory element outputs as primary inputs, and the memory element inputs as primary outputs.


Theshiftregisterchainisfirsttestedbyshiftinga1 0101...patternthroughit,Oncethe shiftregisterchainhasbeendemonstratedtobeworkingcorrectly,testpatternscanbe shiftedthroughit.Havingshiftedinatestpattern,thedevicecanbetakenoutofScan Mode,and1cycleofnormaloperatio nperformed,tocheckthatthecombinationalblock isworkingwiththatpattern.Thetestresultsmaythenbeshiftedoutinscanmode.

ScanPathImplementation


Scanpathdesignsmaybeimplementedinvariousways

Stanford Scan Path Design

In this design, the memory elements are made upofaflip -flop, with an extra multiplexer added as shown in figure 13.



Theflip -flopsarethenconnected as shown in figure 14.




Totestthedesign:

- 1. Settest=1.
- 2. Loadtestpatternintoflip -flopsby clocking.
- 3. Settest=0.
- 4. Apply1clockpulse,resultsareclockedintothesameflip -flopswhichheldthe testpattern.
- 5. Settest=1andclockouttheresult.


LatchBasedDesigns

Latchbaseddesignsattempttoeliminatecircuitracehazards. Acomplete lyhazardfree circuitiseasiertotestandmorereliable. The most important technique was developed by IBM and is called *Level Sensitive Scan Design* or LSSD.


In LSSD, each memory element consists of 21 atches, the L11 atchand the L21 atch. The L11 atchis a 2 port latch, with 2 clock inputs as shown in figure 15.



Input D1 is controlled by clock signal C1, when C1 is high, then D1 is connected to Q Normally, D1 is connected to the outputs of the system combination allogic, and D2 to the scanpath. Latch L2 is a standard D - type latch. The system is connected together as shown in figure 16.



 $This is one possible LSSD structure, it is designed by directly replacing flip \\ -flops in an IC. Each latch pair is used exactly like a Master \\ -Slave flip \\ -flop in normal operation. A 2 \\ phase, no nover lapping clock is used on CLK 1 and CLK 2 as shown in figure 15.$



Thet estprocedure is as follows.

- $1. \ Applypulses to TSTCL Kand CLK2 in order to shift a bit pattern into the circuit.$
- 2. Apply1CLK1pulsefollowedby1CLK2pulsetorunthetestthroughthecircuit.
- 3. ClocktheresultoutusingTSTCLKandCLK2.

Thisisonly1t echniquewhichmaybeusedtodesignLSSDcircuits.


SelfTest

Various forms of selftest techniques are used in modern Digital IC design. In the following sections we shall look at some of these.

SignatureAnalysis

Signature Analysis is a data compression ntechnique, it takes very long sequences of bits from a unit under test and compresses the minto a unique Number of the signature which represents the circuit. A good circuit will have a unique signature, and a fault yone will deviate from this.

 $Signature analys \ is is based on Linear Feedback Shift Registers (LFSR), basically, the memory elements in the systemater econfigure d intest mode, to form an LFSR, as shown in figure 18.$



The summation unit (+) performs modulo 2 addition (according to the rules of addition in GF(2)) on the incoming bits tream and the taps coming backfrom the LFSR. (XOR Gates).

Abitstreamisfedinto theregister (which is initially allo's, because your emembered to put in the global resets ignal!). After Nclock pulses, the register will contain the signature of the datastream. Hew lett Packard, among others, make signature analysers for this purpose. Such a machine can trap all 1 bit errors, it is however possible that 2 or more errors will mask each other. The probability of two different datastream syielding the same signature is given by.

$$P_{err} = \frac{2^{n-m} - 1}{2^n - 1}$$


Where mist he length of the LFSR and nist he length of the sequence, for ntending to infinity this tends to.

$$P_{err} pprox rac{1}{2^m}$$

Sobymakingmlarge, the probability of a bad sequence being masked is small. Hew lett Packardusem=16, giving Perr=1.5E -5 and have not found this error probability to pose a problem in practice.

GeneratingSelfTestPatterns


 $LFSR's corresponding to primitive polynomials over GF(2) make goods our ces of pseudo-random patterns (PRBS). As an example, consider figure 19 where the sequence length will be 2^16 -1 distinct patterns (all zeros is not allowed).$



Toperformin -situtestingofalogicnetwork, we could place one of these registers at its input, and some signature analysiscircuitry at the output. The LFSR generates random binary sequences which are fed through the network under test, and analysed by the signature analysers.

BILBO

BILBO, is a rather unfortunate a cronymfor Built In Logic B lock Observation, it implements the signature analysis idea, in practice. The memory elements in the system are connected in a Scan Pathas shown in figure 20.



EachBILBOcanactas.

- AScanPathshiftregister.
- AnLFSRgeneratingrandompatterns.
- Amulti -inputsignatureanalyser.

Provided that the start state is known, and that a known number of clock cycles are injected, the finish state will be a known pattern.

TestProcedurewithBILBO's

TestingusingBILBO'siscarriedoutasfollows.

Forlogicblock1.

- 1. BILBO1isinitialisedtoanon -zeroinitialstatebyshiftinginapatternthrough Scan_In.
- 2. BILBO1isconf iguredasaPRBSgeneratorandBILBO2asamulti -input signatureanalyser.
- 3. Nclockpulsesareapplied.
- 4. BILBO2isconfiguredasaScan -Path,andtheresultisshiftedoutthrough Scan_Out.

Totestlogicblock2,BILBO2becomesthesequencegenerator, andBILBO1the signatureanalyser.

Thequalityofthetestsgenerated(faultcoverage)mustbedeterminedbypriorfault simulation. The final signature may be determined by checking a known good part (Dangerous!) or by logic simulation.

The translation was initiated by strunzb@itdsrv1.ul.ie on MonJan 2316:44:16 WET 1995